Skip to content
NeurIPS 2026 planner

Poster · Sydney

AccelEval: A Whole-Program Benchmark for LLM-Generated CPU-to-GPU Code Acceleration

When
Wed 9 Dec 2026, 17:00–20:00 AEDT
Where
Hall 1-4, ICC Sydney
Exhibition Centre, Level 1
Session
Sydney Poster Session 4
Authors
Chendong Song, Tianci Bu, Meixuan Wang, Zijie Zhou
Organisations
Hong Kong University of Science and Technology, Stanford University
QRS classification
Language models

Open in scheduleOfficial page